Non-ISA Specifications

These are the current, published versions of the non-ISA specifications

Processor Infrastructure

• RISC-V Advanced Interrupt Architecture
• RISC-V IO Mapping Table Specification
• RISC-V IOMMU Architecture Specification
• RISC-V Platform-Level Interrupt Controller Specification
• RISC-V Server SOC Specification

Debug, Trace, & RAS

• The RISC-V Debug Specification
• Efficient Trace for RISC-V
• RISC-V N-Trace (Nexus-based Trace)
• RISC-V Capacity and Bandwidth QoS Register Interface
• RISC-V RERI Architecture Specification
• RISC-V Trace Connectors
• RISC-V Trace Control Interface
• Unformatted Trace & Diagnostic Data Packet Encapsulation for RISC-V

Platform Software

• RISC-V Functional Fixed Hardware Specification
• RISC-V Semihosting
• RISC-V Supervisor Binary Interface Specification
• RISC-V UEFI Protocol Specification

Application Software

• RISC-V ABIs Specification

---

note

If you do not see a specification in this library, visit the RISC-V GitHub riscv-non-isa organization to see a complete list of all specifications that have been developed or are presently under development.